Conference Information

CODES+ISSS 2026: International Conference on Hardware/Software Codesign and System Synthesis

Please Login to view website of conference

Submission Date:
2026-03-23
Notification Date:
2026-07-17
Conference Date:
2026-10-04
Location:
Barcelona, Spain
Years:
24
CCF: b   QUALIS: a2   Viewed: 77921   Tracked: 55   Attend: 7

Call For Papers

CODES+ISSS 2026 (International Conference on Hardware/Software Codesign and System Synthesis) is a CCF B / QUALIS A2 conference held in Barcelona, Spain on 2026-10-04. The paper submission deadline is 2026-03-23. Acceptance notifications are sent on 2026-07-17.

The IEEE/ACM International Conference on Codesign of Embedded Systems (CODES) is the premier conference in system-level design, hardware/software co-design, modeling, analysis, and implementation of modern embedded systems, cyber-physical systems, and internet-of-things, from system-level specification and optimization to synthesis of system-on-chip hardware/software implementations. CODES is part of Embedded Systems Week (ESWEEK), the premier event covering all aspects of hardware and software design for smart, intelligent, and connected computing systems. Journal-Integrated Publication Model: All full papers accepted in EMSOFT’25 will be published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). All late-breaking papers accepted in one of the three conferences will be published in IEEE Embedded Systems Letters (ESL). See details at http://esweek.org/author-information In-Person Presentation Requirement: An accepted paper will be removed from the journal (TCAD or ESL) and the technical program unless both of the following conditions are satisfied: (1) One author of the accepted paper must register at the full conference (author registration) rate, and (2) An author of the accepted paper must present (in-person) the paper in the conference. See details at http://esweek.org/author-information Topics of Interests Track 1) System-level design – Specification, modelling, refinement, synthesis, and partitioning of embedded systems, hardware-software co-design, hybrid system modeling and design, model-based design, design for adaptivity and reconfigurability. Track 2) Application-specific design – Analysis, design, and optimization techniques for multimedia, medical, automotive, transportation, cyber-physical, aerospace, IoT, space computing and other application domains. Track 3) System architecture – Heterogeneous systems, many-cores, and distributed systems, architecture and micro-architecture design, exploration and optimizations of application-specific processors and accelerators, reconfigurable, self-programmable, and self-adaptive architectures, storage, memory systems, networks-on-chip, and networks-of-networks. Track 4) Simulation, validation, and verification – Hardware/software co-simulation, verification and validation methodologies, formal verification, hardware accelerated simulation, simulation and verification languages, models, and benchmarks. Track 5) Embedded software – Language and library support, compilers, runtimes, parallelization, software verification, memory management, virtual machines, operating systems, real-time support, middleware. Track 6) Safety, security, and reliability – Cross-layer reliability, resiliency and fault tolerance, test methodology, design for security, reliability, and testability, hardware security, security for embedded, CPS, and IoT devices. Track 7) Power-aware systems – Power-aware, thermal-aware and energy-aware system design and methodologies, ranging from low-power embedded and cyber-physical systems, IoT devices, to energy-efficient large-scale systems such as cloud datacenters, federated systems, green computing, and smart grids. Track 8) Embedded artificial intelligence – Hardware and software design, implementation, and optimization for machine learning that are specially designed for resource- and power-constrained embedded, CPS, and IoT devices. Track 9) Industrial practices and case studies – Practical impact on current and/or future industries, application of state-of-the-art methodologies and tools in wireless, networking, multimedia, automotive, cyber-physical, IoT, aerospace, space computing, federated systems, etc.
Last updated by Dou Sun in

Best Papers

YearBest Papers
2019Transaction level modeling: an overview
2019Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems
2018XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
2017Flexible PV-cell modeling for energy harvesting in wearable IoT applications
2016A Design to Reduce Write Amplification in Object-based NAND Flash Devices
2015R2Cache: Reliability-Aware Reconfigurable Last-Level Cache Architecture for Multi-Cores
2014TSP: Thermal Safe Power - Efficient power budgeting for Many-Core Systems in Dark Silicon
2013Improving Polyhedral Code Generation for High-Level Synthesis
2012A Traffic-Aware Adaptive Routing Algorithm on a Highly Reconfigurable Network-on-Chip Architecture
2011Reliable Software for Unreliable Hardware: Embedded Code Generation aiming at Reliability
2010Worst-case Performance Analysis of Synchronous Dataflow Scenarios
2009A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems
2008Hardware/Software Partitioning of Floating Point Software Applications to Fixed-Point Coprocessor Circuits
2007Dynamic security domain scaling on symmetric multiprocessors for future high-end embedded systems
2006Architectural support for safe software execution on embedded processors
2005A unified approach to constrained mapping and routing on network-on-chip architectures
2004Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management
2003An efficient retargetable framework for instruction-set simulation

Related Conferences

CCFCOREQUALISShortFull NameSubmissionNotificationConference
C2SIInternational Conference on Codes, Cryptology and Information Security2022-12-302023-02-202023-05-29
ISTCInternational Symposium on Turbo Codes & Iterative Information Processing2012-04-062012-05-092012-08-27
bba1ICRAInternational Conference on Robotics and Automation2025-09-152026-06-01
bba1ICASSPInternational Conference on Acoustics, Speech and Signal Processing2025-09-172026-01-162026-05-04
ba*a1PODSACM SIGMOD Conference on Principles of DB Systems2026-12-032027-03-012027-06-13
bba1ICMEInternational Conference on Multimedia and Expo2025-12-312026-03-132026-07-05
bb4BIBMInternational Conference on Bioinformatics & Biomedicine2026-07-052026-09-252026-12-01
ba*a1ICDMInternational Conference on Data Mining2026-06-062026-08-162026-11-12
baa1ECCVEuropean Conference on Computer Vision2026-03-062026-05-092026-09-08
bba1DATEDesign, Automation and Test in Europe2025-09-152025-11-192026-04-20

Related Journals

CCFFull NameImpact FactorPublisherISSN
bDesigns, Codes and Cryptography1.2Springer0925-1022
bIEEE Transactions on Multimedia9.7IEEE1520-9210
bSoftware & Systems Modeling3.2Springer1619-1366
bPattern Recognition7.6Elsevier0031-3203
bIEEE Transactions on Neural Networks and Learning Systems8.9IEEE1045-9227
bInformation Sciences6.8Elsevier0020-0255
bComputer Networks4.6Elsevier1389-1286
bComputers & Security5.4Elsevier0167-4048
bIEEE Transactions on Intelligent Transportation Systems8.4IEEE1524-9050
bJournal of Systems and Software4.1Elsevier0164-1212

Comments 0

No comments yet.

Please Login to post a comment

Advertisment