Conference Information

HEART 2026: International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies

Please Login to view website of conference
Free account: view official websites, track deadlines, and get email reminders.
Embed deadline badge
HEART
Get this via API
Search and ranking lists need no credentials at all; full detail for this page needs a free API key. See the developer guide.
Submission Date:
2026-03-13
Notification Date:
2026-04-17
Conference Date:
2026-06-17
Location:
Heidelberg, Germany
Years:
16
Viewed: 18794   Tracked: 0   Attend: 0

Conference Partner Index (CP-I)

49.2 / 100
Ranked #1,797 of 5,693 conferences · Top 32%

#172 of 341 in Systems & Architecture

Academic recognition (35%) No data - scored at the neutral baseline of 50 —
Submission selectivity (20%) No data - scored at the neutral baseline of 50 —
Editions held (20%)
76
Community attention (10%)
12
Public record completeness (15%)
35

Inputs used: Editions on record: 16 · Researchers who opened this page in the past 24 months: 4

Missing from the public record: Historical acceptance rates (+4.5) · Past editions (+3.0) · Best-paper records (+2.3)
Organizers can add these from this page after claiming the conference; scores are recomputed nightly. How to raise this score

Confidence 45% - the share of the score backed by observed data rather than the neutral baseline. How this score is calculated · Browse the ranking · Algorithm version 1.1 · Computed 2026-10-04

Call For Papers

HEART 2026 (International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies) is an academic conference held in Heidelberg, Germany on 2026-06-17. The paper submission deadline is 2026-03-13. Acceptance notifications are sent on 2026-04-17.

HEART 2026 continues to focus on high efficiency as a cross-cutting issue and seeks contributions in, but not limited to, the following areas: Architectures for Efficient Acceleration Novel systems/platforms based on FPGA, CGRA, GPU, TPU, Neuromorphic, Quantum, and other devices Heterogeneous processor architectures and systems for high-performance and/or low-power Domain-specific architectures Design Methods and Tools for Efficient Acceleration Programming paradigms, languages, and frameworks High-level synthesis and compilers Runtime methodologies for heterogeneous systems Design space exploration Performance and power modeling; evaluation and analysis Benchmarking of heterogeneous and high-performance systems New open-source tools and frameworks for efficient acceleration Applications and Systems Applications benefiting from efficient acceleration (training/inference, DSP, graph, databases, networking, scientific/HPC, real-time/edge, etc.) Complete systems demonstrating increased energy efficiency and/or performance Comparisons between accelerator technologies, including trade-offs in programmability, efficiency, and scalability
Last updated by Dou Sun on

Related Conferences

Related Journals

CCFFull NameImpact FactorPublisherISSN
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
BPattern Recognition7.6Elsevier0031-3203
IEEE Access3.6IEEE2169-3536
AIEEE Transactions on Dependable and Secure Computing7.5IEEE1545-5971

Comments 0

No comments yet.

Please Login to post a comment